

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/645,389	08/21/2003	Yong Kian Tan	5528US (02-1052.00/US)	8099
24247	7590 09/27/2005		EXAMINER	
TRASK BRI P.O. BOX 25			BREWSTER,	WILLIAM M
	CITY, UT 84110		ART UNIT	PAPER NUMBER
			2823	
			DATE MAIL ED: 00/27/2005	

Please find below and/or attached an Office communication concerning this application or proceeding.

			17.1
	Application No.	Applicant(s)	
	10/645,389	TAN ET AL.	
Office Action Summary	Examiner	Art Unit	
	William M. Brewster	2823	
The MAILING DATE of this communication Period for Reply	appears on the cover sheet with	the correspondence address	S
A SHORTENED STATUTORY PERIOD FOR RE THE MAILING DATE OF THIS COMMUNICATIO - Extensions of time may be available under the provisions of 37 CF after SIX (6) MONTHS from the mailing date of this communication - If the period for reply specified above is less than thirty (30) days, a - If NO period for reply is specified above, the maximum statutory pe - Failure to reply within the set or extended period for reply will, by st Any reply received by the Office later than three months after the m earned patent term adjustment. See 37 CFR 1.704(b).	NN. R 1.136(a). In no event, however, may a repl . I reply within the statutory minimum of thirty (it indicates a poly and will expire SIX (6) MONTH industry cause the application to become ABAN	ly be timely filed 30) days will be considered timely. IS from the mailing date of this commun NDONED (35 U.S.C. § 133).	nication.
Status		•	
3) Since this application is in condition for allo	This action is non-final. wance except for formal matter		rits is
closed in accordance with the practice und	ei Ex parte Quayle, 1935 C.D.	11, 400 O.G. 210.	
Disposition of Claims			
4) ☐ Claim(s) 1-15 and 38-45 is/are pending in 4a) Of the above claim(s) is/are with 5) ☐ Claim(s) 2-4 is/are allowed. 6) ☐ Claim(s) 1.5-15 and 38-45 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction are	drawn from consideration.		
Application Papers			
9) The specification is objected to by the Exar 10) The drawing(s) filed on is/are: a) Applicant may not request that any objection to Replacement drawing sheet(s) including the co	accepted or b) objected to by the drawing(s) be held in abeyance rrection is required if the drawing(s)	e. See 37 CFR 1.85(a).) is objected to. See 37 CFR 1.	
Priority under 35 U.S.C. § 119			
12) Acknowledgment is made of a claim for form a) All b) Some * c) None of: 1. Certified copies of the priority docum 2. Certified copies of the priority docum 3. Copies of the certified copies of the application from the International But * See the attached detailed Office action for a	nents have been received. nents have been received in App priority documents have been re reau (PCT Rule 17.2(a)).	plication No eceived in this National Stag	je
Attachment(s) 1) Motice of References Cited (PTO-892) 2) Double Notice of Draftsperson's Patent Drawing Review (PTO-948)	4) Interview Sui	mmary (PTO-413) Mail Date	
 Notice of Draftsperson's Patent Drawing Review (PTO-948 Information Disclosure Statement(s) (PTO-1449 or PTO/SE Paper No(s)/Mail Date 	<i>'</i>	ormal Patent Application (PTO-152))

Art Unit: 2823

DETAILED ACTION

Information Disclosure Statement

In the IDS received 22 August 2003, only the first page, of the listed two pages has been received and considered.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1, 7-10 are rejected under 35 U.S.C. 103(a) as being unpatentable over Sundstrom et al., US Publication No. 2002/0066523 A1 in view of Pu, et al., US Patent No. 6,610,560 B2.

Sundstrom teaches a process for reconstructing a semiconductor wafer, comprising:

fig. 5, forming at least a first alignment droplet and at least a second alignment droplet (see below) from a flowable alignment material at laterally spaced locations on a substrate 25;

placing a first semiconductor die 10 having at least one alignment cavity 24 on a surface 25 thereof such that the at least one alignment cavity of the first semiconductor die

Art Unit: 2823

makes contact with the at least a first alignment droplet and is positioned by surface tension thereof, p. 2, ¶ 19-22;

placing a second semiconductor die having at least one alignment cavity on a surface thereof such that the at least one alignment cavity of the second semiconductor die makes contact with the at least a second alignment droplet and is positioned by surface tension thereof, in fig. 6, inducing the at least a first alignment droplet and the at least a second alignment droplet to at least partially solidify to maintain positions of the first semiconductor die and the second semiconductor die, wherein although Sundstrom's diagrams only display one bond, the diagrams are heuristic, not drawn are the multiple dies and bonds, p. 2, ¶ 26-28.

limitations from claim 5, the process according to claim 1, fig. 6, wherein inducing the at least a first alignment droplet and the at least a second alignment droplet to at least partially solidify and maintain the positions of the first semiconductor die and the second semiconductor die, p. 2, ¶ 24, comprises at least one of raising or lowering a temperature of the alignment material to at least partially solidify the alignment droplets, p. 2, ¶ 18;

limitations from claim 7, the process according to claim 1, figs. 5-7, wherein placing a first semiconductor die having at least one alignment cavity on a surface thereof such that the at least one alignment cavity of the first semiconductor die makes contact with the at least a first alignment droplet and is positioned by the surface tension thereof comprises placing a semiconductor die having a plurality of alignment cavities on a surface thereto: each of the

alignment cavities interacting with a correspondingly positioned alignment droplet to position the semiconductor die, p. 2, ¶ 24-26;

Page 4

limitations from claim 8, the process according to claim 7, wherein placing a semiconductor die having a plurality of alignment cavities on a surface thereof comprises placing a semiconductor die having a grid pattern of alignment cavities, through the multiple grids, p. 2, ¶ 26-28;

limitations from claim 9, the process according to claim 1, in figs. 6 and 7, wherein introducing an underfill material 16 adjacent the surfaces of the first and second semiconductor dice and to surround the at least a first alignment droplet and the at least a second alignment droplet comprises introducing the underfill material between the first and second semiconductor dice 10 and the substrate 12 in the form of a fixture plate 16;

limitations from claim 10, the process according to claim 1, further comprising curing the underfill material to a substantially solid state, p. 2, ¶ 25.

Sundstrom does not specify forming an underfill that extends laterally between the first and second dice, but Pu does. Pu teaches forming in fig. 2A, forming a first alignment drop 221 and a second alignment drop, just east of 221, on a substrate 210, placing a second semiconductor die 220, inducing the at least a first alignment droplet and the at least a second alignment droplet to at least partially solidify to maintain positions of the first semiconductor die and the second semiconductor die, col. 3, line 54 - col. 26; and limitations from claims 1 and 9, in figs. 2B, 2C, introducing an underfill

material 270 between each of the surfaces of the first and second semiconductor dice and the substrate to substantially fill a volume between each of the first and second semiconductor dice and the substrate to extend laterally between the first and second semiconductor dice and to surround the at least a first alignment droplet and the at least a second alignment, col. 4, lines 45-65. Pu provides motivation in col. 3, lines 3-6. It would have been obvious to a person of ordinary skill in the art at the time the invention was made to recognize that combining Pu's process with Sundstrom's invention would have been beneficial because it helps prevent bonding from breaking during testing procedure.

Claims 5 and 6 are rejected under 35 U.S.C. 103(a) as being unpatentable over Sundstrom in vie of Pu as applied to claims 1, 7-10 above, and further in view of Tong et al., US Publication No. 2003/0164555 A1.

Neither Sundstrom nor Pu specifies the raising of the temperature for the solidification, but Tong does. Tong teaches:

limitations from claim 5, the process according to claim 1, fig. 6, wherein inducing to at least partially solidify and maintain the positions of the first semiconductor die and the second semiconductor die, comprises at least one of raising or lowering a temperature of the alignment material to at least partially solidify the alignment droplets: to a temperature of 240°C, p. 5, ¶ 30;

Art Unit: 2823

limitations from claim 6, the process according to claim 1, wherein inducing the at least a first alignment droplet and the at least a second alignment droplet to at least partially solidify and maintain the positions of the first semiconductor die and the second semiconductor die comprises reacting the alignment material with an activating agent to at least partially solidify the material: adding imidazole/anyhydride, p. 5, ¶ 30.

Tong gives motivation in p. 1, ¶ 8. It would have been obvious to a person of ordinary skill in the art at the time the invention was made to recognize that combining Tong's process with Sundstrom's and Pu's invention would have been beneficial because it has minimal residual solvent.

Claims 11-15 are rejected under 35 U.S.C. 103(a) as being unpatentable over Sundstrom in view of Pu as applied to claims 1, 7-10 above, and further in view of Mountain, US Patent No. 6,013,534.

Neither Sundstrom nor Pu specifies backgrinding and singulating the semiconductor dies, but Mountain does. Mountain teaches:

limitations from claim 11, the process according to claim 1, in fig. 16, further comprising singulating the first semiconductor die and the second semiconductor die from the reconstructed semiconductor wafer, col. 7, line 55 - col. 8, line 2; limitations from claim 12, the process according to claim 11, in fig. 12, wherein singulating the first semiconductor die and the second semiconductor die from the reconstructed semiconductor wafer comprises back-grinding the

reconstructed semiconductor wafer to remove the underfill material, col. 7, lines 9-14:

limitations from claim 13, the process according to claim 12, in figs. 11-13, wherein back-grinding the reconstructed semiconductor wafer to remove the underfill material further comprises removing a fixture plate adhered to the underfill material by back-grinding the reconstructed semiconductor wafer, col. 6, line 65 - col. 7, line 3;

limitations from claim 14, the process according to claim 12, in figs. 5-7, further comprising adhering active surfaces of the first semiconductor die and the second semiconductor die to an adhesive-coated film before singulating, col. 5, line 50 - col. 6, line 5;

limitations from claim 15, the process according to claim 14, in fig. 12, further comprising removing the adhesive-coated film following the back-grinding, col. 7, line 8-14.

Mountain gives motivation in col. 3, lines 1-5. It would have been obvious to a person of ordinary skill in the art at the time the invention was made to recognize that combining Mountain's process with Sundstrom's and Pu's invention would have been beneficial because it allows the practitioner to thin various dies irrespective of size or thickness to be used possibly in a multi-chip-module.

Claims 38-40, 42, 43 are rejected under 35 U.S.C. 103(a) as being unpatentable over Sundstrom in view of Mountain.

Art Unit: 2823

Sundstrom teaches:

a method of performing wafer-level processing on a number of separate semiconductor dice, the method comprising:

selecting a plurality of semiconductor dice, p. 2, ¶ 26-28;

in fig. 5, forming at least one alignment via 24 on a rear surface of each semiconductor die 10 of the plurality;

in figs. 6-7, positioning the semiconductor dice in proper positions to form a semiconductor wafer by placing the at least one alignment via in contact with corresponding alignment droplets positioned on a substrate and using surface tension of the alignment droplets to effect precise alignment of the semiconductor dice, p. 2, ¶ 24-25:

underfilling between 16 the positioned semiconductor dice and the substrate to form a reconstructed semiconductor wafer;

limitations from claim 40, the method of claim 38, in figs. 6-7, wherein positioning the semiconductor dice in proper positions to form a semiconductor wafer by placing the at least one alignment via in contact with corresponding alignment droplets further comprises inducing the alignment droplets to at least partially solidify to maintain the proper positions, p. 2, ¶ 22-24;

limitations from claim 42, the method of claim 38, in figs. 6, 7, wherein the substrate comprises a fixture plate 12 and wherein positioning the semiconductor dice 10 in proper positions to form a semiconductor wafer by placing the at least one alignment via, between 24, in contact with corresponding alignment droplets

comprises placing the at least one alignment via in contact with corresponding alignment droplets 14 disposed on the fixture plate, p. 2, ¶ 22-24; limitations from claim 43, the method of claim 42, in figs. 6, 7, wherein underfilling the positioned semiconductor dice to form a reconstructed semiconductor wafer comprises introducing an underfill material 16 between the rear surfaces of the semiconductor dice 10 and a surface of the fixture plate 12.

Sundstrom does not specify performing wafer-level processing, but Mountain does. Mountain teaches, in figs. 6-7, selecting the die, and performing wafer-level processing on the reconstructed semiconductor wafer, by thinning, col. 6, line 65 - col. 7, line 14;

limitations from claim 39, the method of claim 38, wherein selecting a plurality of semiconductor dice comprises selecting a number of known functional dice, col. 2, lines 14-34.

Mountain gives motivation in col. 3, lines 1-5. It would have been obvious to a person of ordinary skill in the art at the time the invention was made to recognize that combining Mountain's process with Sundstrom's and Pu's invention would have been beneficial because it allows the practitioner to thin various dies irrespective of size or thickness to be used possibly in a multi-chip-module.

Art Unit: 2823

Claim 41 are rejected under 35 U.S.C. 103(a) as being unpatentable over Sundstrom in view of Mountain as applied to claims 38-40, 42, 43 above, and further in view of Tong.

Neither Sundstrom nor Mountain specifies the raising of the temperature for the solidification, but Tong does. Tong teaches:

limitations from claim 41, the process according to claim 40, fig. 6, wherein inducing to at least partially solidify and maintain the positions of the first semiconductor die and the second semiconductor die, comprises at least one of raising or lowering a temperature of the alignment material to at least partially solidify the alignment droplets: to a temperature of 240°C, p. 5, ¶ 30;

Tong gives motivation in p. 1, ¶ 8. It would have been obvious to a person of ordinary skill in the art at the time the invention was made to recognize that combining Tong's process with Sundstrom's and Mountain's invention would have been beneficial because it has minimal residual solvent.

Claims 44-45 are rejected under 35 U.S.C. 103(a) as being unpatentable over Sundstrom in view of Mountain as applied to claims 38-40, 42, 43 above, and further in view of Moden et al., US Patent No. 6,064,221.

Neither Sundstrom nor Mountain specifies wafer-level testing, but Moden does.

Moden teaches:

limitations from claim 44, the method of claim 38, in fig. 3, wherein performing wafer-level processing on the reconstructed semiconductor wafer comprises

Application/Control Number: 10/645,389 Page 11

Art Unit: 2823

performing a wafer-level testing operation on the reconstructed semiconductor wafer, col. 2, lines 59 - col. 3, line 7;

limitations from claim 45, the method of claim 38, wherein performing wafer-level processing on the reconstructed semiconductor wafer comprises performing burn-in at the wafer level on the reconstructed semiconductor wafer, col. 4, lines 14 - 52.

Moden gives motivation in col. 2, lines 20-28. It would have been obvious to a person of ordinary skill in the art at the time the invention was made to recognize that combining Moden's process with Sundstrom and Mountain's invention would have been beneficial because it reduces complex mechanical mountain and adhesive spraying arrangements.

Allowed Claims

Claims 2-4 are allowed.

The following is a statement of reasons for the indication of allowable subject matter: the features of claim 2, lines 6-9, including extruding the flowable alignment material through first and second vias, can not be reasonably combined from the prior art of record.

Response to Arguments

Applicant's arguments filed 9 September 2005 have been fully considered but they are not persuasive. Applicant amended claims 1 and 9 for the underfilling to extend laterally between the substrate and the chip. Pu teaches these limitations.

For claims 38-40, 42, and 43, applicant argues Sundstrom's invention does not align by surface tension, forms an underfill is formed prior to the formation of the alignment drops, that neither Sundstrom nor Mountain teaches a 'reconstructed wafer', 'wafer level' processing, or motivation to combine.

Examiner respectfully disagrees with these arguments. For surface tension, applicant admits on p. 10, first paragraph, of Remarks received 9 September 2005, "the polymer paste material 14 is then fully cured, which cases the surface tension of the polymer paste material to pull the paste into a vertical column and align the device bond area 25 over the substrate bond area 18." The claim language does not sufficiently distinguish the limitations of using surface tension for alignment over the way applicant admits Sundstrom uses surface tension for alignment. For claim 1, Pu teaches forming an underfill extending laterally between the first and second dice. For claim 38, whether the underfill is performed before or after the alignment is immaterial as it is not specified in the claims. Examiner has an unwaivable fiduciary duty to interpret claims broadly (see below). As such the invention of Sundstrom shown in fig. 7, or Mountain in figs. 6-7 may be interpreted to be a 'reconstructed wafer'. Mountain, col. 7, lines 61-62, specifies working with an individual die or multiple dice, i.e. wafers. For motivation, examiner has provided it on p. 9, bottom two sentences.

It is reminded to applicant that in a §103 rejection, no one reference teaches the whole of the claim, but rather it is the *combination* that teaches the invention.

As a rule, obviousness is based upon what the "references takes collectively would suggest to those of ordinary skill in the art." In re Rosselet, 146 USPQ 183, 186 (CCPA 1965). Furthermore, one cannot show non-obviousness by merely attacking references individually where the rejections are based on combinations of references. In re Keller, 208 USPQ 871 (CCPA 1981); In re Merck & Co., Inc., 231 USPQ 375 (Fed. Cir. 1986). Instead, there must be an absence of "some teaching, suggestion or incentive supporting the prior art combination that produces the claimed invention." In re Bond, 15 USPQ2d 1566, 1568 (Fed. Cir. 1990). "Just as piecemeal reconstruction of the prior art by selecting teachings in light of [the] disclosure is contrary to the requirements of 35 USC § 103, so is the failure to consider as a whole the references collectively as well as individually." In re Passal, 165 USPQ 720, 723 (CCPA 1970). Examiner must give claims their broadest reasonable interpretation, MPEP §2111, "During patent examination, the pending claims must be 'given the broadest reasonable interpretation consistent with the specification.' Applicant always has the opportunity to amend the claims during prosecution and broad interpretation by the examiner reduces the possibility that the claim, once issued, will be interpreted more broadly than is justified, In re Pratter, 415 F.2d 1393, 1404-05, 162 USPQ 541, 550-51 (CCPA 1969), In re Morris, 127 F.3d 1048, 1054-55, 44 USPQ2d 1023, 1027-28 (Fed. Cir. 1997)." Also see *In re Zletz*, 13 USPQ 2d. 1320 (Fed. Cir. 1989).

Art Unit: 2823

Applicant argues the combinations of Sundstrom in view of Tong, and Sundstrom in view of Mountain, in further view of Tong and; Sundstrom in view of Mountain in further view of Modern that the rejection is improper based on Sundstrom and there is no motivation to combine.

Examiner has made his arguments for Sundstrom above. The motivation has been provided in the final sentences of the explanation of the Tong and Moden references, in the body of the §103 reference.

For the above reasons, the rejection is deemed proper.

Conclusion

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to William M. Brewster whose telephone number is 571-272-1854. The examiner can normally be reached on Full Time.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matthew Smith can be reached on 571-272-1907. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

William M. Brinster

21 September 2005 WB